Abstract-Memory applications generally require large errors to be corrected. So majority logic decoder (MLD) is the suitable choice for this. Another methodology of decodable logic is Majority Logic Decoder/Detector that reduces not coding time however additionally access time similarly utilization. Euclidean Low-Density Parity-Check (EG codes are used for error correction, as a result of secure detector capability. EG-LDPC codes are high coding complexness. The application of technique to a category of Euclidean geometry low density parity check (EG-LDPC) codes that are one step majority logic decodable. The obtained results show that the strategy additionally effective for EG-LDPC codes. The planned error detection and correction can be coded using and synthesize on Modelsim and Xilinx FPGA severally
I. INTRODUCTION
Now a day, electronic communication is important life and lots of data has being transferred. communication channels are subject to channel noise, errors are also introduced throughout transmission from the supply to a receiver. There are numerous ways that once the interloper modifies the data while communication. Not solely to safeguard the confidentiality of the data additionally to retain the correctness of the data communication is extremely vital. There strategies of implementing the secure communication. technique has its own blessings and downsides. This project is use for the development on most of the accessible secure communication.
For reliable communication, errors should be detected as corrected. Some multi error bit correction codes BCH codes, Reed Solomon codes, however within which algorithmic rule is extremely troublesome. These codes correct an outsized variety of errors, however complicated decoders. Among the error correction codes, cyclic block codes have higher error detection capability further as low decoding complexness which area unit logic (ML) decodable. A low-density paritycode may be a linear error correcting code, wont to decoding complexness. one specific style of low density parity check codes, specifically Euclidean Geometry area unit used thanks to not solely their fault secure detect capability however additionally higher reliability space overhead. To protect the recollections from questionable soft errors error correction codes are usually used that modification price of memory cells while not damaging the ci . This project is accessible strategies for be detected further as corrected. Some multi error bit correction codes area unit within which the . These codes will however would like decoders. Among the error correction codes, cyclic block codes have higher error detection capability area unit majority -check (LDPC) wont to avoid high low density parity Geometry-LDPC codes their fault secure detector reliability and lower soft errors error modification the logical damaging the circuit. As technology scales memory devices become larger and additional powerful error correction codes the present finish recently projected the utilization advanced codes. These codes will correct errors, however need complicated decoders. 1 step majority logic decodable codes was for memory applications, to avoid a high complexness. One step majority logic serially with terribly easy electronic equipment needed long decoding times. This may memory that is a vital system parameter. [1] . Pedro Reviriego, Juan A. Maestro, and Mark F. Flanagan presented Error Detection in Majority Euclidean Geometry Low Density Parity Check (EG Codes. A technique was planned decryption of varied set low density parity the serial one step Majority Logic Decoder of EG has been studied for the detection of errors primary iteration. The target was to attenuate by stopping the decoding process once The obtained simulation results show mixtures of errors touching up to four bits the 1st 3 iterations of decoder. These results recently conferred for DS-LDPC codes, for memory application the modified one step majority logic of engaging. The designer currently selection of word lengths moreover capabilities. [2] . P. Kalai Mani, V. Vishnu Prasath, presented Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes. Error detection in memory applications was planned to accelerate decoding of varied set low density parity helpful as majority logic decoders are often with easy hardware however an oversized needed. For memory applications, this increases time. This technique detects whether or not within the 1st iterations of majority logic not any errors then the decoding method finishing the remainder of the iterations. memory are going to be error free, decoding time is greatly reduced. During this transient, the application of similar technique to a class of Euclidean geometry low density parity check codes that are one step majority logic decidable. The obtained results show that method is additionally effective for EG [3] . M. Pramodh Kumar, S. Murali Mohan, presented one-step majority logic decoder for EG or Error Detection and technology scales memory devices become larger and powerful error correction codes area unit require. To the utilization of additional correct a bigger variety of decoders. The utilization of step majority logic decodable codes was initially projected for memory applications, to avoid a high decoding . One step majority logic decoder is enforced electronic equipment, however This may increase the interval in system parameter.
II. LITERATURE
ITERATURE REVIEW [1] . Pedro Reviriego, Juan A. Maestro, and Mark F. Flanagan Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) to accelerate the logic low density parity check codes. Within serial one step Majority Logic Decoder of EG-LDPC codes been studied for the detection of errors throughout the to attenuate the decoding time once no errors are detected. The obtained simulation results show that all the tested up to four bits are detected within . These results are extend those LDPC codes, for memory one step majority logic decoder a lot tly incorporates a larger moreover as error correction P. Kalai Mani, V. Vishnu Prasath, presented Majority Logic Decoding of Euclidean Geometry Low Density Parity Error detection in memory to accelerate the majority logic low density parity check codes. LDPC is are often enforced serially an oversized decoding time is this increases the operation whether or not a word has errors iterations of majority logic decoder, if there are method is stop while not of the iterations. So most words in error free, and then the common time is greatly reduced. During this transient, the application of similar technique to a class of Euclidean parity check codes that are one step majority logic decidable. The obtained results show that the effective for EG-LDPC codes. M. Pramodh Kumar, S. Murali Mohan, presented Serial step majority logic decoder for EG-LDPC code. During this transient, the detection of errors throughout iterations of serial one step Majority Logic decoder LDPC codes has been studied. The target was to attenuate decoding time by stopping the decoding method are detected. The obtained simulation results show tested mixtures of errors touching up to four bits within the 1st 3 iterations of decoding. These result was extend those recently conferred for DS-LDPC codes, for memory application the modified one step majority logic of attractive. The designer currently incorporates a selection of word lengths moreover as error correction capabilities. [4] . Adline Priya, presented Low Power Error Correcting Codes Using Majority Logic Decoding. Moreover, the decoder designs for LDPC codes are designed. And therefore the simulation results for encoder, decoder, memory and detector are obtained. And additionally the majority logic decoder is enforced serially. [5] . Senbagapriya. S. presented An Efficient Enhanced Majority Logic Fault Detection with Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes for Memory Applications. During this paper, the detectio throughout 1st iterations of serial one step Majority Logic decoder of EG-LDPC codes has been conferred simulation results show that to decipher a codeword of bits the one step MLD would takes 15 cycles, which might excessive for applications. The MLD style needs however giant decryption time is needed and ready to observe 2 or few errors. Hence, operation increase. Another technique, known as MLDD will to 5 bit-flips and consumes the area of majority gate. These styles are under progress. Fig.3 shows the generic schematic of a memory system with MLDD. It consists of Encoder, Memory and MLDD.
III. GENERAL SCHEMATIC OF M
Data Word Data Word Fig.3 General Schematic of MLDD First the data words are encoded and which is stored in the memory. When the memory is read then the codeword is fed through the MLDD before sent to the output for the processing. And this decoding process, the data word is corrected from all bit flips that it might have suffered while being stored in the memory. The advantages of this method are as follows
• High speed operation.
• Low power consumption.
• Execution time is reduced.
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IV. PROPOSED W
The block diagram of proposed system is shown in Fig.4 is described as follows. The block diagram consists of following blocks namely Encoder, Corrector, Detector and Memory block.
Fig.4 Block diagram of overall MLDD
A. Encoder
The information bits are fed into the encoder to encode the information vector. This section provides a brief introduction on linear block ECC's. For linear codes the encoding operation essentially performs the following vector-matrix Multiplication. C = I × G Let I = (i0, i1... ik−1) be k-bit information vector that will be encoded into n-bit codeword, C= (c0, c1... c n k × n generator matrix. A code is a systematic code if any codeword consists original k-bit information vector followed by (n bits. With this definition, the generator matrix of a systematic code must have the following structure. G = [I: X] Where, I is a k × k identity matrix and X is a k× (n matrix that generates the parity-bits. Figure 4 .1 shows the encoder circuit to compute the parity bits of the (15, 7, 5) EG-LDPC code. In this figure I = (i0, i1…i6) is the information vector and will be copied to C= (c0 …c6) bits of the encoded vector C, and the rest of encoded vector, the parity bits, are linear sums (XOR) of the information bits.
Fig. 4.1 Structure of an Encoder Circuit
B. Fault secure detector
The fault secure detector of the encoder verifies the validity of the encoded vector. If the detector detects encoding operation must be redone to generate the correct codeword. The codeword is then stored in the memory. A code is said to be cyclic code if for any codeword c, all the cyclic shifts of C is still a valid codeword. A code is cyclic the rows of its parity-check matrix and generator matrix are the cyclic shifts of their first rows. The checking or detecting operation is the following vector-matrix multiplication. 
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The fault secure detector of the encoder verifies the validity of the encoded vector. If the detector detects any error, the encoding operation must be redone to generate the correct codeword. The codeword is then stored in the memory. A code is said to be cyclic code if for any codeword c, all the cyclic shifts of C is still a valid codeword. A code is cyclic if check matrix and generator matrix are the cyclic shifts of their first rows. The checking or detecting matrix multiplication.
Where, H is an (n−k) ×n Parity-Check matrix. The (n vector S is called syndrome vector.
C. Memory
Data bits stay in memory for a number of cycles and, during this period, each memory bit can be upset by a transient fault with certain probability. Therefore, transient errors accumulate in the memory words over time. In order to avoid accumulation of too many errors in any memory word that surpasses the code correction capability, the system must perform memory scrubbing. Memory scrubbing is the process of periodically reading memory words from the memory, corre potential errors, and writing them back into the memory. To perform the periodic scrubbing operation, the normal memory access operation is stopped and the memory performs the scrub operation.
D. Serial corrector
During memory access operation, the stored code words will be accessed from the memory unit. Code words are susceptible to transient faults while they are stored in the memory. Therefore a corrector unit is designed to correct potential errors in the retrieved code words. In our design all t words pass through the corrector and any potential error in the memory words will be corrected. Similar to the encoder unit, a fault secure detector monitors the operation of the corrector unit.
Fig.4.4 Serial one step majority logic decoder To detect the errors serially the MLDD technique uses Serial One
Step Majority Logic Decoder. The serial one step majority logic decoder is depicted in Fig.3.4 . In this decoder 15 bit data is first stored in the cyclic shift register. Then the inputs are assigned to the XOR gates. Since there is 15 bit data the XOR gates required are four. The bit to be detected should be given as one of the inputs for all the XOR gates. The outputs of the XOR gates are the check sum equations. The check sum equations consist of binary data. Then the Majority circuit outputs the data which is in major number. If the output of the majority circuit is '1' then the corresponding bit has the error else the bit is error free. The output of the Majority circuit is given as one of th to the correction gate. Another input to the correction gate is the bit which is under test. So the corrected bit is stored into the shift register where first cyclic shift occurs. This entire process is called as one iteration. Likewise three iter processed. Maximum number of errors is detected within these three iterations. Check matrix. The (n−k) bit Data bits stay in memory for a number of cycles and, during this period, each memory bit can be upset by a transient fault with certain probability. Therefore, transient errors accumulate time. In order to avoid accumulation of too many errors in any memory word that surpasses the code correction capability, the system must perform memory . Memory scrubbing is the process of periodically reading memory words from the memory, correcting any potential errors, and writing them back into the memory. To perform the periodic scrubbing operation, the normal memory access operation is stopped and the memory performs the scrub stored code words will be accessed from the memory unit. Code words are susceptible to transient faults while they are stored in the memory. Therefore a corrector unit is designed to correct potential errors in the retrieved code words. In our design all the memory words pass through the corrector and any potential error in the memory words will be corrected. Similar to the encoder unit, a fault secure detector monitors the operation of the corrector Step Majority Logic Decoder. The serial one step majority logic decoder is depicted in Fig.3.4 . In this decoder 15 bit data is first stored in the cyclic shift register. Then the inputs are igned to the XOR gates. Since there is 15 bit data the XOR gates required are four. The bit to be detected should be given as one of the inputs for all the XOR gates. The outputs of the XOR gates are the check sum equations. The check sum of binary data. Then the Majority circuit outputs the data which is in major number. If the output of the majority circuit is '1' then the corresponding bit has the error The output of the Majority circuit is given as one of the input to the correction gate. Another input to the correction gate is the bit which is under test. So the corrected bit is stored into the shift register where first cyclic shift occurs. This entire process is called as one iteration. Likewise three iterations are processed. Maximum number of errors is detected within these
V. SIMULATION R
The Coding for our proposed methodology was written using VHDL coding and simulated using Modelsim software. The simulation of overall MLDD system figures. 
CONCLUSION
In this paper majority logic decoder/detector the amount of errors and proper it. Fault secure often detect error and serial one step majority logic decoder often correct these errors. MLDD have the area of majority gate by mistreatment method is use in an exceedingly communication system OFDM and alternative communication system. In future work is that, we have a tendency to used parallel pipeline corrector in MLDD system and therefore the mistreatment Xilinx and Modelsim software. The advantage is that the amount of cycles are reduces speed is increases.
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RESULTS
The Coding for our proposed methodology was written using VHDL coding and simulated using Modelsim software. The simulation of overall MLDD system is shown in following 
